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Abstract- This paper presents a two output class-E isolated dc-
dc converter that regulates the output voltages at fixed 
switching frequency. The converter is simulated at operating 
frequency of 5 MHz. The converter output power is 40 W and 
the output voltages are 15 V and 5 V. All the switches operate 
at zero voltage switching (ZVS) conditions for the full load 
range. The circuit configuration is simple with small passive 
components which reduce the size of the converter. The circuit 
also has very good cross-regulation and an inherent short 
circuit protection with preserved ZVS conditions. 
I. INTRODUCTION 
  Using high switching frequencies leads to a significant reduction 
of size of passive components. However, very fast voltage and 
current transitions mean increasing influence of the layout, the 
interconnections and packaging on the circuit behavior. 
Semiconductor devices are exposed to very high di/dt during 
commutations because of the energy stored in their parasitics 
which increase switching losses and electromagnetic interference 
and may cause breakdown of the device. Parasitic inductances and 
capacitances cause significant problems as the frequency of the 
circuit is increased. To address these problems in the design of 
high-frequency operating dc-dc converters topologies that 
incorporates these parasitics into circuit elements are to be used. 
  The class-E resonant inverter topology, [1]-[5], addresses these 
problems which allow its operation in the megahertz order 
frequencies with zero-voltage switching and zero-voltage slope at 
turn-on if the switching conditions are met. The class-E topology 
also absorbs the power MOSFET’s parasitic capacitors into the 
circuit elements and can be implemented with few components. 
These characteristics, in theory, allow achieving high power 
densities and high efficiency and reduce the size and weight of the 
converter. 
  Since class-E inverter can operate at very high frequency and 
very high conversion efficiency it can be used in designing 
resonant dc-dc converters [6]-[10]. The isolated dc-dc converter 
shown in Figure 1, [11], [12], regulates the output voltage by 
controlling the conduction time of the auxiliary switch in the 
rectifier stage connected at the secondary side of the transformer. 
Based on this concept, in this paper we analyze the extension of 
this topology to the multiple output power supply, Figure 2.  
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Each rectifier at the transformer’s secondary side has its own 
controller so all of the output voltages can be regulated for the 
entire load range variations and the input line voltage variations.   
 
Figure 1: The class-E isolated dc-dc converter 
 
Figure 2: Multiple output class-E isolated dc-dc converter 
 
The analysis and evaluation of the impact that very high 
switching frequency has in multiple output power supplies is of 
special interest in the satellite applications. The launch cost is 
very high and there is a permanent interest in efficiency 
improvement and in the reduction of the mass and volume of the 
satellite’s equipment. High efficiency operation is important, 
especially since the primary power source of a satellite is a solar 
array and batteries, which contributes significantly to the total 
mass, volume and cost of the satellite. Switching at such a high 
frequency reduces significantly the size of the converter but can 
increase the switching losses to an unacceptable level. In this 
sense, it is important to analyze topologies different to those one 
used for lower frequencies (hundreds of kHz), [13]-[16]. Here, 
the multiple output converter, shown in Figure 2, is designed and 
validated with PSpice simulation results. 
 
II. CIRCIUT DESCRIPTION 
  The multiple output class-E dc-dc converter shown in Figure 2 
consists of a class-E series resonant inverter at the primary side of 
a high frequency transformer and the controllable synchronous 
rectifiers at its secondary sides. The class-E inverter consists of an 
RF choke that injects a dc current into transistor’s drain node, the 
switching transistor with a shunt capacitor and a series resonant 
tank with a high quality factor, Q, that makes the resonant tank 
current approximately sinusoidal. The transistor is driven with the 
signal at fixed switching frequency and fixed duty cycle. Zero 
voltage switching conditions, ZVS, are satisfied in both turn-on 
and turn-off and in the entire range of operation, from-full load to 
open-circuit. 
  All the synchronous rectifier stages consist of one secondary 
winding of the transformer, the switching transistor with its 
parallel capacitor and the filter formed by the output capacitor and 
the load. Figure 3 shows the rectifier model where the secondary 
winding is replaced with two current sources which represent the 
dc output current, that is magnetizing current IM, and the rectifier 
driving current, iAC. The principle of operation of the rectifier can 
be explained from the Figure 4. The duty cycle D of the controlled 
switch is changing in the range of Dmin ≤ D ≤ Dmax in order to 
regulate the output power at the desired level. When the transistor 
is off, the negative secondary current charges the parallel capacitor 
and the voltage VDS increases. The positive current discharges this 
capacitor, its voltage decrease, and in the moment when its voltage 
passes through zero the transistor is turned on. The averaged value 
of the voltage VDS is the output voltage since the averaged value of 
the transformer’s secondary winding is zero. A change in the load 
resistance means changes in the output current IM and that leads to 
different negative peak of the transformer’s secondary current and 
its conduction angle. The duty cycle D has to be changed to 
maintain the desired output power. The minimum value Dmin 
correspond to maximum output power when all the negative 
current is charging the shunt capacitor. 
 
Figure 3: Synchronous rectifier model 
 
Figure 4: The waveforms of transformer’s secondary current, 
switch driving signal and drain-to source voltage 
III. DESIGN PROCEDURE 
  A detailed analysis of the synchronous rectifier is given in [8]. 
Here, the design procedure will be explained briefly for a two 
output class-E isolated dc-dc converter with the specifications 
given in Table 1: 
Table 1: Converter`s specifications 
Parameter Symbol Value 
Input voltage Vin 22 – 35 V 
Output voltage 1 VOUT1 15 V 
Output current 1 IOUT1 2 A 
Output voltage 2 VOUT2 5 V 
Output current 2 IOUT2 2 A 
Switching Frequency fSW 5 MHz 
 
The design of the converter is conducted for the minimal value of 
the input voltage because the circulating currents are the lowest in 
that case. The fixed duty cycle for the inverter’s switch is 0.5 as 
well as Dmin for both the rectifiers. This value is normally selected 
as a trade-off between the transistor’s drain-to-source voltage and 
the circulating current for the inverter as well as for the rectifiers, 
Figure 5. 
 
Figure 5: Synchronous rectifiers’ transistor current and voltage stresses 
Using [8] and the minimum load resistance for both the stages, RL1 
and RL2, needed for nominal output voltage we obtained the 
parallel capacitors values of C2 and C3 as the function of selected 
Dmin from the equation: 
IM + iAC
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Now the input impedances of the rectifiers can be calculated using 
the describing function method as the RC series network seen at 
the fundamental harmonic. The turn ratio, n1/n2, is obtained from 
the relation between the transformer`s voltages: 
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where the vprim is the fundamental harmonic of the transformer`s 
primary side voltage, Zrc2 and Zrc3 are the respective input 
impedances of the synchronous rectifiers and i2 and i3 are the 
rectifiers’ driving current. The amplitudes of i2 and i3 are the same 
since that are the output currents and duty cycles, so the ratio n1/n2 
is:  
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The values for n1 and n2 are obtained in order to minimize the 
inverter’s circulating current, i1: 
! 	  ! ·    · " 
To design class-E inverter we used [2], [3] and the values for the 
resonant tank elements Lr and Cr and shunt capacitance C1 were 
obtained. The resonant tank capacitance Cr in series combination 
with the transformer’s input capacitance makes the class-E 
inverter resonate with ZVS conditions. Loaded quality factor (Q) 
for the resonant tank network was selected to be high so the 
current through the tank was approximately sinusoidal although 
ZVS for all the switches can be satisfied with lower Q factor. The 
values for all the components are summarized in Table 2.  
Table 2: Converter components values 
Component Symbol Value 
Minimal load resistance 1 RL1 2.5 Ω 
Minimal load resistance 2 RL2 7.5 Ω 
Resonant inductor Lr 1.13 uH 
Resonant capacitor Cr 2.1 nF 
Parallel capacitor 1 C1 1 nF 
Parallel capacitor 2 C2 4 nF 
Parallel capacitor 3 C3 1.4 nF 
Transformer´s turn ratio 1:n1:n2 1:0.75:0.25 
Output filter capacitor CO 10 uF 
Choke RFC 6 uH 
 
IV. DESIGN OF THE MAGNETIC COMPONENTS 
The design of the inductors and the transformer is critical for the 
desirable operation of the converter. The circuit is strongly 
influenced by the parasitic components of the magnetics at the 
operating frequency. The design and optimization of these 
components is conducted by the help of the PEmag finite element 
analysis (FEA) based tool and the resulting configurations are 
given in the following paragraphs.   
a) Choke 
The choke inductor acts as a current source in the class E inverter 
and has a very small current swing. Two possible designs of the 
input choke are given in Figure 6 and both have the same EP7 – 
4F1 core from Ferroxcube and the gap of 16 um (can’t be 
observed in Figure 6) with the difference in winding strategy. The 
inductor on the left side of Figure 6 has 10 turns of AWG29 wire 
and two parallel windings while the inductor on the right side has 
4 parallel windings of 10 planar conductor turns. The design with 
round wire has higher dc and ac resistances of the windings (29 
mΩ and 283 mΩ) comparing to the design with planar conductors 
(22 mΩ and 157 mΩ) which also has the clear possibility to be 
integrated in the printed circuit board (PCB). The choke 
inductance value is 6.5 uH. 
 
Figure 6: Two possible designs of the input choke 
b) Resonant inductor 
The high circulating current of the resonant tank inductor makes it 
impossible to be implemented with the reasonable size of the 
magnetic core. The selected way to build it is to use air core 
inductor. At 5MHz switching frequency the ac resistance of the 
resonant air core inductor (Lr=1.13 uH) is unacceptable large so 
the resonant tank network have to be designed with lower Q 
factor. The lowest value for the resonant tank inductor is obtained 
when the impedance of the tank network is almost equal to the 
impedance of the resonant inductor. This means that the resonant 
capacitor should be increased in order to be seen as a short circuit 
at the operating frequency. The new values for the resonant 
inductor and capacitor are Lr=450 nH and Cr=70 nF. The resonant 
inductor is built as a solenoid with 7 turns of AWG22 wire on a 1 
cm diameter core and has a 140 mΩ of ac resistance. The change 
in the resonant tank design has no influence on the nominal 
operating conditions of the converter. However, when the load is 
changed, the current that circulates through the tank in no longer a 
sinusoidal as it is at nominal load but has significant harmonic 
content. These currents increase power losses in the resonant 
inductor and the transformer since the ac resistance of the 
windings at the harmonic frequencies is significantly higher than 
at the fundamental frequency. In order to reduce this effect a small 
second harmonic LC filter is added is series with the resonant 
tank. The filter inductor and capacitor values are L2f=30 nH and 
C2f= 8.44 nF. 
c) Transformer 
The transformer is designed with 8:6:2 turn ratio on EP13-4F1 
core from Ferroxcube. Several winding strategies have been 
considered in order to minimize the ac resistance of the windings. 
In Figure 7, two winding strategies with different number of layers 
and turns per layer are shown. The design on the left side of the 
Figure 7 has much higher ac resistance in primary and first 
secondary winding comparing to the design on the right side. The 
second one is more complicated to integrate in PCB due to the 
higher number of layers but since it has lower ac resistance of the 
windings this design is chosen. The ac resistance obtained from 
PEmag for the primary winding is 80 mΩ and for the secondary 
windings are 64 mΩ and 23 mΩ (comparing to 127 mΩ, 101 mΩ, 
28 mΩ for the left side design). The designs with the round wires 
have significantly higher ac resistances. 
 
(a) 
 
(b) 
Figure 7: Comparison of transformer`s designs: (a) the transformers’ structures 
with 8 primary turns (yellow), 6 first secondary turns (red) and 2 second secondary 
turns (blue), and (b) detail of the segments replicated 3 times in both structures 
V. SIMULATION RESULTS 
  The two output class-E isolated dc-dc converter was simulated in 
PSpice circuit simulator using the elements designed in the 
previous section. An equivalent electrical circuit model for the 
transformer is obtained in PEmag and is exported to PSpice. The 
choke and resonant inductors are represented with their 
inductances in series with dc and ac resistances, respectively. The 
leakage inductance at the transformer’s primary side is included in 
the simulation and it is absorbed in the resonant tank inductance. 
For that reason the resonant inductance had to be decreased. The 
value of the shunt capacitor C1 was also decreased in order to  
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Figure 8: PSspice simulation of the two output converter with different output 
powers: (a) POUT1=30 W, POUT2=10 W, (b) POUT1=30 W, POUT2=0 W, (c) POUT1=0 W, 
POUT2=10 W, and (d) POUT1=0 W, POUT2=0 W. 
attain full ZVS condition in the inverter´s switch. The new values 
for those elements are Lr=420 nH and C1=740 pF. Figure 8 shows 
the voltages across the switches vds1, vds2, vds3, the output voltages 
VOUT1 and VOUT2, and the transformer’s currents i1, i2, i3 at 
different loads. The figure reveals that all the switches are turned 
at ZVS conditions for the full-load to open-circuit. It can be 
observed from Figure 8 that the circulating current i1 has higher 
harmonic content when the load is changing. When the output is 
open-load the value of the third harmonic reaches 1 A which 
further affects the losses. The driving signals for both the rectifiers 
are the same which means that the circuit has very good cross 
regulation and only one control circuit can be implemented for 
both rectifiers. The maximum variation of VOUT1 is +4 % when the 
VOUT2 is fixed to its nominal value. The output voltages can also 
be independently adjusted to the nominal values with slight 
difference in duty cycles of the gating signals. The losses 
distribution for the switches and the magnetic elements is given in 
the Table 3 for the minimal input voltage and full-load. The 
converter`s efficiency is 92 % in this case. When the converter 
operates under the same conditions as in the Figure 8a and 8b the 
efficiency decrease to 82 % and 54 %, respectively, while for the 
open-circuit in the load the power losses are 9.2 W. The 
converter´s efficiency is high at nominal input voltage and 
nominal load. When the input voltage is increased, the circulating 
currents are higher and it strongly affects the efficiency out of the 
nominal operating conditions.  
Table 3: Power losses distribution in the converter  
Component Losses 
Choke 0.15 W 
Switch 1 0.75 W 
Resonant inductor 0.85 W 
Transformer 1 W 
Switch 2 0.33 W 
Switch 3 0.27 W 
The circuit also has inherent short circuit self protection as can be 
seen on the Figure 9 in the case of short circuit in one stage or in 
both stages. The ZVS condition of the inverter switch at turn on 
and off is preserved even in this case. The power losses in both 
cases are approximately 1.3 W. 
 
(a) 
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Figure 9: PSspice simulation of Figure 2 with two outputs in case of short circuit 
at one output (a) and at two outputs (b) 
VI. CONCLUSION 
  The class E isolated dc/dc converter with two outputs was 
simulated and the simulation results show that this circuit can 
work with ZVS conditions in all the transistors and in the entire 
range of load. One of the advantages of this converter is the very 
good cross regulation which reduces the number of control circuits 
at the secondary side of the transformer. The converter has 
inherent short circuit protection and the inverter’s switch operates 
at ZVS condition even in this case. The class E inverter operates at 
fixed frequency and fixed duty cycle so the gate driver can be built 
in the form of resonant circuit which means lower losses in the 
converter. The drawback of this topology is a poor efficiency 
when the input voltage is changed from its nominal value.    
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